

# B.Sc - 2nd Semester

## Paper - Semiconductor devices

### UNIT - II

#### TRANSISTORS

Junction Transistor: → The transistor was invented in 1948 by John Bardeen, Walter Brattain and William Shockley at Bell Lab. in America.

A transistor is basically a Silicon or germanium crystal containing three separate regions. It is formed by sandwiching either a P type or n type between a pair of n or P type respectively. Accordingly there are two types of transistors

- 1) npn transistor
- 2) Pnp transistor.

(i) npn transistor: → A npn transistor is formed by sandwiching a thin layer of p type s/c between two n-type s/c.

(ii) Pnp transistor: → A pnp transistor is formed by sandwiching a thin layer of n type s/c between two p-type semiconductors.

Both types of transistors have three regions discussed below:-

(I) Emitter (II) Base (III) Collector

(I) Emitter: → Emitter is always highly doped since the function of emitter is to emit or inject electrons (holes in case of PNP) into the base region.


(II) Base: → Middle region is called base and is lightly doped and is very thin, so that there are less chances of recombination of carriers from emitter and base.

(III) Collector: → Collector region is made physically larger than the emitter region, since it is required to dissipate more heat. Although the two outer regions of transistor i.e. emitter and collector are of same type either n or p, but their functions cannot be interchanged.


The collector has the job of collecting or gathering carriers from the base.

The collector is moderately doped.

A transistor has two P-N junctions. One junction is between emitter and base and is called emitter base junction. The other junction is between base and collector and is called collector base junction.




(NPN transistor)



(PNP transistor)

Both types PNP & NPN transistors are called as BJT i.e. bipolar junction transistors, because these are operated by two types of charge carriers (bi = two, Polar = polarity) i.e. electrons and holes.

Working of NPN transistor → Let us consider a NPN transistor in which emitter base junction is forward biased by emitter battery  $V_{EE}$  and collector base junction is reverse biased by battery  $V_{CC}$ .




(3)

Since the emitter base junction is forward biased, the barrier potential is reduced and depletion layer becomes narrow at jun.  $J_1$ . Majority carriers i.e. electrons in emitter diffuse towards base region. Once the electrons are injected by emitter into base, there are chances of recombination of these electrons with holes of base region. Since the base is thin and lightly doped, so the electrons of emitter has very less chances of recombination. Only a few electrons may recombine with holes. The ratio of no. of electrons arriving at the collector to the no. of emitted electrons is called as base transportation factor. So 95% of electrons emitted by emitter reaches the collector.

So

$$I_E = I_B + I_C$$

Marking of PNP transistor → Let us consider a PNP transistor, in which emitter base junction is forward biased by battery VEE and collector base junction is reverse biased by battery VCC. Fig below shows PNP transistor biased with batteries VEE & VCC.



The holes in the emmitter and electrons in the base are repelled towards the emmitter base junction  $J_1$  by battery  $V_{EE}$ . After being injected into base region, the holes have a tendency to recombine with electrons in n-type base region. Since the width of base region is extremely thin and is lightly doped, so only approximately five % of holes recombine with electrons in the base region, which result in small base current. While remaining 95 % of holes reaches the collector junction. As each hole reaches the collector electrode, an electron from -ve battery terminal neutralises it. For each such recombination, a covalent bond near emmitter is broken and an electron hole pair is produced. The electron enters the terminal of battery  $V_{EE}$  and hole drifts towards collector.

It should be noted that


$$I_E = I_B + I_C$$

## Transistor Configurations: →


A transistor can be operated in three configurations

- (i) Common base configuration
- (ii) Common emitter configuration
- (iii) Common collector configuration


In all the three configurations, emitter base junction is forward biased and collector base junction is reverse biased, so that transistor operates in active region.



(CB)



(CE)



(CC)

A transistor behaves differently in different configurations. Out of these three configurations, the common collector configuration has maximum  $\beta$ , but its voltage gain is less than unity. However CE configuration is widely used because its current and voltage gain both are high.

(6)


## Transistor Characteristics curves: →

The characteristic curve of transistor may be drawn in three configurations:

- (i) Common base configuration characteristics.
- (ii) Common emitter characteristics
- (iii) Common collector " "

### (I) Common base characteristics: → Fig. below shows


PNP transistor connected in CB configuration.



The emitter to base voltage  $V_{EB}$  can be varied with potentiometer  $R_1$  and  $I_E$  can be measured with milliammeter. Similarly collector to base voltage  $V_{CB}$  can be varied with potentiometer  $R_2$  and  $I_C$  can be measured with milliammeter.

(i) Input characteristics: → To draw input char. output voltage i.e. collector to base voltage  $V_{CB}$  is kept constant and  $V_{EB}$  is varied and  $I_E$  is noted. So a curve drawn between  $V_{EB}$  and  $I_E$  for fixed value of  $V_{CB}$  is called input char. curve for CB configuration.

Fig below shows input char. curve for CB configuration.




For a given value of  $V_{CB}$ , curve is just like diode char. in forward bias region. So emitter base acts as a diode which is forward biased.

The dynamic input resistance  $r_i$  is given by

$$r_i = \frac{V_{EB2} - V_{EB1}}{I_{E2} - I_{E1}} = \left. \frac{\Delta V_{EB}}{\Delta I_E} \right|_{V_{CB} = \text{constant}}$$

(ii) Output Characteristics → To draw output char., emitter current  $I_E$  is kept constant and a curve is drawn between collector to base voltage  $V_{CB}$  and collector current  $I_C$ . fig. below shows output char. curve for CB configuration.



Following points are clear from the off chg.

(i) The collector current  $I_c$  is approximately equal to emitter current  $I_E$ .


(ii) As  $V_{CB}$  becomes the, CB junction becomes FB, hence it is called saturation region.

(iii) Collector current  $I_c \neq 0$ , when  $I_E = 0$ , it has a very small value called  $I_{CBO}$ , which means current between collector and base when emitter is open. It is basically reverse saturation current.

(iv) The dynamic off resistance  $r_o$  is

$$r_o = \left. \frac{\Delta V_{CB}}{\Delta I_c} \right|_{I_E = \text{constant}}$$

(II) Common Emitter Characteristics → Fig below shows the PNP transistor connected in CE configuration.




The base to emitter voltage is supplied by battery  $V_{BB}$  and it can be varied by potentiometer  $R_1$ .

Base current  $I_B$  can be measured by microammeter.

The collector emitter junction is reverse biased by battery  $V_{CC}$  and  $V_{CE}$  can be varied by  $R_2$ .




(i) Input Characteristics: → To draw input char, output is kept constant i.e.  $V_{CE}$  is kept constant and  $V_{BE}$  is varied and  $I_B$  is noted. The curve drawn between  $V_{BE}$  and  $I_B$  for different values of  $V_{CE}$  is called input characteristic.



The dynamic input resistance  $r_i$  is given by

$$r_i = \left. \frac{\Delta V_{BE}}{\Delta I_B} \right|_{V_{CE} = \text{constant}}$$

(ii) Output Characteristics: → To draw output char, input current i.e. base current  $I_B$  is kept constant and a curve is drawn between  $V_{CE}$  and  $I_C$ .




Following points becomes evident from these output char. curves.


- (i) In active region,  $I_C$  (collector current) increases slowly as  $V_{CE}$  increases.
- (ii) The collector current is not zero, when  $I_B = 0$ . It has a value of  $I_{CBO}$  i.e. current between collector and emitter, when base is open.
- (iii) The dynamic output resistance is  $r_o$  given by,

$$r_o = \left. \frac{\Delta V_{CE}}{\Delta I_C} \right|_{I_B = \text{constant}}$$


Common Collector Characteristics: → Fig below shows PNP transistor connected in common collector configuration.



(i) Input characteristics: → These are the char. drawn between  $V_{CB}$  and  $I_B$  with  $V_{CE}$  constant.



(ii) Output characteristics: → These are the curve drawn between  $V_{CE}$  and  $I_E$  with  $I_B$  constant.



### Constants of a transistor →

There are mainly two constants of a transistor: dc current gain and AC current gain.

(i) In common base configuration, dc current gain i.e.  $\alpha_{dc}$  is ratio of output collector current  $I_C$  to input emitter current  $I_E$  at  $V_{CB} = \text{constant}$ .

$$\alpha_{dc} = \frac{I_C}{I_E} \Big|_{V_{CB} = \text{constant}} < 1$$

And AC current gain  $\alpha_{ac}$  is ratio of small change in collector current  $\Delta I_C$  to small change in emitter current ( $\Delta I_E$ ): i.e.

$$\alpha_{ac} = \frac{\Delta I_C}{\Delta I_E} \Big|_{V_{CB} = \text{constant}}$$

(ii) In common emitter configuration, dc current gain i.e.  $\beta_{dc}$  is ratio of  $I_C$  and  $I_B$  at constant  $V_{CE}$ .

$$\beta_{dc} = \frac{I_C}{I_B} \Big|_{V_{CE} = \text{constant}} > 1$$

And AC current gain  $\beta_{ac} = \frac{\Delta I_C}{\Delta I_B} \Big|_{V_{CE} = \text{constant}}$ .

Relation between  $\alpha$  and  $\beta$   $\rightarrow$

$$\alpha = \frac{\Delta I_C}{\Delta I_E} \quad \text{--- (I)}$$

$$\beta = \frac{\Delta I_C}{\Delta I_B} \quad \text{--- (II)}$$

Where  $\alpha$ ,  $\beta$  are a.c current gain of CB and CE Configuration respectively.

Also

$$I_E = I_B + I_C \quad \text{--- (III)}$$

$$\Rightarrow \Delta I_E = \Delta I_B + \Delta I_C$$

$$\Rightarrow \Delta I_B = \Delta I_E - \Delta I_C$$

$$\Rightarrow \frac{\Delta I_B}{\Delta I_C} = \frac{\Delta I_E}{\Delta I_C} - 1 \quad \text{--- (IV)}$$

From I, II and IV

$$\Rightarrow \frac{1}{\beta} = \frac{1}{\alpha} - 1$$

$$\Rightarrow \boxed{\beta = \frac{\alpha}{1-\alpha}}$$


Advantages and disadvantages of CE Configuration  $\rightarrow$

This amplifier must have high  $i/p$  resistance and low output resistance. The transistor in CE Configuration have high  $i/p$  and low  $o/p$  resistance. Moreover current gain and voltage gain of transistor in CE configuration is very high and thus the power gain.

However transistor in CE configuration gives output signal  $180^\circ$  out of phase with the  $i/p$  signal.

## Dc load line →

To understand the concept of dc load line, let us consider common emitter circuit and char. of transistor in common emitter mode.



In this circuit using KVL in output circuit,

$$-V_{CC} + I_C R_L + V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_L \quad \text{--- (I)}$$

When collector current  $I_C = 0$ ,

$$\boxed{V_{CE} = V_{CC}}$$


This is point A on x axis

When  $V_{CE} = 0$

$$\boxed{I_C = V_{CC}/R_L}$$

This gives point B on y axis.

By joining these two points, we get a line called dc load line.



(DC load line)

When  
Circuit  
in

# Biasing of Transistor →


The purpose of dc biasing of a transistor is to obtain certain dc collector current at certain dc collector voltage. These fixed values of current and voltage are expressed in terms of an operating point called quiescent point. Different circuits which are used to obtain this point are called biasing circuits. Different biasing circuits used are basically providing us a stable operating point.

A transistor can have four biasing modes:-


EB Jun.	CB Jun.	operating Mode
Forward biased	forward biased	saturation
Forward biased	Reverse biased	Active
Reverse biased	Reverse biased	cut off
Reverse biased	forward biased	Inverse

# Selection of operating point →

For proper working of transistor as an amplifier, oscillator etc, the operating point must be chosen with care. The operating point lies on the load line. To see which operating point is right, let us consider transistor CE char. and a dc load line drawn on it.



When static conditions are setup in transistor circuit, an a.c signal voltage is applied to input circuit. Due to this signal, changes in base current and hence collector current takes place with time. Fig 1 below shows variation in base current, variations in collector current and variations in  $V_{CE}$ , if operating point is chosen at point A, i.e near to saturation region.



If operating point is at A, part of output current and voltage is cut off at the first half of base current cycle. So A is not a suitable operating point.

If operating point is chosen at B i.e in mid of active region, there will be no distortion in output and hence B is a suitable operating point. This is shown in fig 2.




Fig (2)

If operating point is chosen at point c i.e. near to cut off region, then output signal is distorted. Hence it is not a suitable operating point as shown in fig (3) below:




Fig (3)



## Bias stabilization! →

Bias stabilization means that the operating point should remain at the fixed position and may not change with the use of circuit due to any cause.

There can be following reasons for the shift of operating point! →

① The transistor parameters change with the change in temperature. The flow of current in collector circuit produces heat at collector junction. This increases the temperature and thus resulting in breaking of covalent bonds in this region. This will increase leakage current  $I_{CO}$  and hence there will be increase in collector current  $I_C$  in the circuit given by,

$$I_C = \beta I_B + I_{CO}$$

With this increase in  $I_C$ , temp will further increase and process is repeated. Ultimately  $I_C$  will saturate and transistor operating point will shift in saturation region.

② The current gain  $\beta$  changes from one ckt to other, hence changes the operating point.

## Requirement for proper biasing! →

For proper biasing of transistor circuit, following points should be kept in mind:-

(i) The operating point should be selected in middle of active region.

- (ii) The collector current should not change with temperature variations.
- (iii) The operating point should be made independent of transistor parameters, so that it may not shift, if transistor is replaced by another transistor of same type in circuit.

### Types of Biasing Circuits: →

Following biasing circuits are widely used to operate the transistor in Active region, cut off or saturation region.

- (i) Fixed bias circuit
- (ii) Collector to base bias circuit
- (iii) Bias circuit with Emmitter Resistance
- (iv) Voltage divider biasing ckt
- (v) Emmitter bias circuit

# Fixed bias circuit →

Fig 1 below shows a fixed bias circuit. In this circuit emitter base junction is forward biased by battery  $V_{BB}$  and collector emitter junction is reverse biased by battery  $V_{CC}$ .  $R_B$  resistance drops major portion of voltage across it.






Fig 1 can also be represented as fig 2 shown below



In actual practice, only one battery is used as shown in fig 3.



To Analyse fixed bias circuit, input section and output sections are separately shown below in fig 4 and fig 5.

Now




Fig 4

Input section of fixed bias circuit




Fig 5

Output section of fixed bias circuit

Applying KVL to input section,

$$-V_{CC} + I_B R_B + V_{BE} = 0$$

$$\Rightarrow V_{CC} = I_B R_B + V_{BE} \quad \text{--- (I)}$$

$$\Rightarrow I_B R_B = V_{CC} - V_{BE}$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

( $V_{BE} \approx 0.3V$  for Ge and  $0.7V$  for Si), so it is neglected

$$\Rightarrow I_B = \frac{V_{CC}}{R_B} \quad \text{--- (II)}$$

$V_{CC}$  and  $R_B$  are kept fixed, so base current  $I_B$  is also fixed.

Now Applying KVL to output section

$$-V_{CC} + I_C R_C + V_{CE} = 0$$

$$\Rightarrow V_{CC} = I_C R_C + V_{CE} \text{ --- (III)}$$

For transistor to be biased in Active region,

$$I_C R_C < V_{CC}$$

$$\Rightarrow \boxed{I_C < \frac{V_{CC}}{R_C}} \text{ --- (IV)}$$

From (III),  $V_{CE} = V_{CC} - I_C R_C$  --- (V)

Hence  $V_{CE}$  remains constant as  $I_C$  is constant because  $\boxed{I_C = \beta I_B}$  and  $I_B$  is constant fixed acc. to eq (II).


So operating point ( $V_{CE}, I_C$ ) is fixed.

Drawbacks of fixed bias: →

- ① If transistor is replaced by another transistor current  $I_C$  changes because  $I_C = \beta I_B$  and  $\beta$  changes due to change of transistor. Hence operating point will shift.
- ② Moreover temperature change increases  $I_C$  and hence operating point is not independent of temperature.

## Collector to base bias circuit:

In this circuit, resistance  $R_B$  is connected to collector instead of connecting it with battery  $V_{CC}$  (as in case of fixed bias ckt). Fig 1 below shows collector to base bias circuit.



Applying KVL in input section, -

$$-V_{BE} - I_B R_B - (I_C + I_B) R_C + V_{CC} = 0$$

$$\Rightarrow V_{CC} = I_B R_B + (I_C + I_B) R_C + V_{BE} \quad \text{--- (I)}$$

$$\Rightarrow V_{CC} = I_B R_B + I_C R_C + I_B R_C + V_{BE}$$

$$\Rightarrow \frac{(V_{CC} - I_C R_C) - V_{BE}}{R_B + R_C} = I_B \quad \text{--- (II)}$$

Applying KVL in output section, we get,

$$-V_{CE} - (I_B + I_C) R_C + V_{CC} = 0$$

$$\Rightarrow V_{CC} = I_B R_C + I_C R_C + V_{CE}$$

$$\Rightarrow V_{CC} \approx I_C R_C + V_{CE} \quad [\because I_B \ll I_C]$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C \quad \text{--- (III)}$$

from (II) and (III), we get,

$$I_B = \frac{V_{CE} - V_{BE}}{R_B + R_C} \quad \text{--- (IV)}$$

So value of base current  $I_B$  is constant.

Also collector current  $I_C$  remains same so long as  $\beta$  remains same because  $I_C = \beta I_B$ .

Following points are found from above analysis:-

(1) When temp. increases  $\beta$  increases. This increase  $I_C$ , so from eq (III), we find that  $V_{CE}$  decreases. Hence from eq (IV),  $I_B$  decreases. This reduced value of  $I_B$  again decreases  $I_C$ . So  $I_C$  does not increase. Hence operating point is stabilized.

(2) If transistor in this circuit is replaced by another transistor having different  $\beta$ , the shift in operating point will be very small. To show it, put  $I_C = \beta I_B$  in eqn (I)

$$V_{CC} = \beta I_B R_C + I_B (R_B + R_C) + V_{BE}$$

$$V_{CC} - V_{BE} = \beta I_B R_C + I_B R_B + I_B R_C$$

$$V_{CC} - V_{BE} = I_B [R_B + (1 + \beta) R_C]$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) R_C} = \frac{V_{CE}}{R_B + \beta R_C} \quad \text{--- (V)}$$

Because  $V_{BE} \ll V_{CE}$   
and  $\beta$  is large


$$I_C = \beta I_B = \frac{\beta V_{CE}}{R_B + \beta R_C} \quad \text{--- (VI)}$$

Since  $\beta$  is in num. and den. of eq. (VI)  
So change in value of  $\beta$  does not affect much  
the value of  $I_C$ . Also from eq. (III),  $V_{CE}$   
is almost constant.

Drawback  $\rightarrow$

Resistance  $R_B$  not only provide dc feedback  
but also causes a.c feedback.

Due to which, voltage gain reduces  
in case of an amplifier.





# Bias circuit with Emmitter Resistance

This circuit is same as fixed bias circuit except that a resistance  $R_E$  is included in emmitter terminal. Fig 1 below shows a bias circuit with emmitter resistance.




Fig 1

Applying KVL to input section, we get,

$$-I_E R_E - V_{BE} - I_B R_B + V_{CC} = 0 \quad \text{--- (I)}$$

$$\Rightarrow I_B R_B = V_{CC} - V_{BE} - I_E R_E$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE} - I_E R_E}{R_B}$$

But  $V_{CC} > V_{BE}$

$$\Rightarrow \boxed{I_B = \frac{V_{CC} - I_E R_E}{R_B}} \quad \text{--- (II)}$$

As the temperature increases, reverse leakage current increases. This increases  $I_C$  and  $I_E$ . So voltage drop  $R_E I_E$  across  $R_E$  increases.

So from eqn (II),  $I_B$  decreases, so this decreases  $I_C$  because  $I_C = \beta I_B$ . Thus collector current  $I_C$  is not allowed to increase to much extent. This circuit also provides stabilization, when transistor has to be replaced by another transistor having different value of  $\beta$ . To prove this, we know that

$$I_C = \beta I_B \Rightarrow \beta = \frac{I_C}{I_B} = \frac{I_E - I_B}{I_B}$$

$$\Rightarrow \beta I_B = I_E - I_B$$

$$\Rightarrow \beta I_B + I_B = I_E \quad \text{--- (III)}$$

Put (III) in (I), we get

$$V_{CC} = R_B I_B + V_{BE} + R_E (I_B + \beta I_B)$$

$$V_{CC} = R_B I_B + V_{BE} + I_B R_E + \beta I_B R_E$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B + R_E + \beta R_E}$$

$$\Rightarrow I_B \approx \frac{V_{CC}}{R_B + \beta R_E}$$

$$\therefore I_C = \beta I_B = \frac{\beta V_{CC}}{R_B + \beta R_E} = \frac{V_{CC}}{\frac{R_B}{\beta} + R_E} \quad \text{--- (IV)}$$

It is clear that  $I_C$  is independent of  $\beta$ , only of  $\frac{R_B}{\beta} \ll R_E$

# Voltage divider biasing circuit →

(27)

Fig ① below shows a voltage divider biasing circuit.




Fig 1

$R_B$  of biasing ckt with emitter resistance is named as  $R_1$ , and additional resistance  $R_2$  is introduced.  $R_1$  and  $R_2$  forms a voltage divider. In this circuit, operating point can be made independent of  $\beta$ . That's why voltage divider biasing circuit is sometimes called as biasing circuit independent of  $\beta$ .

To Analyse this circuit, Fig 2 shows the voltage divider biasing circuit redrawn using two supply voltages.




Fig 2

The resistance  $R_1$  and  $R_2$  are so selected that base current  $I_B$  is very small. Since  $I_B$  is small, current  $I_1$  through  $R_1$  flows almost through  $R_2$ .

$$\text{and } I_1 = I_2 = I \text{ (say)}$$

and resistance  $R_1$  and  $R_2$  are effectively in series.

$$\therefore V_{CC} = I(R_1 + R_2)$$

$$\Rightarrow I = \frac{V_{CC}}{R_1 + R_2} \quad \text{--- (I)}$$

$$\therefore V_2 = I R_2 \quad \text{--- (II)}$$

From (I) and (II)

$$V_2 = \frac{V_{CC} R_2}{R_1 + R_2} \quad \text{--- (III)}$$

The voltage at emitter is

$$V_E = V_2 - V_{BE} \quad \text{--- (IV)}$$

Also

$$I_E = \frac{V_E}{R_E} = \frac{V_2 - V_{BE}}{R_E} \quad \text{--- (V)}$$

Also  $I_C \approx I_E$  --- (VI)

from output circuit,

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E \quad \text{[By KVL]}$$

$$= V_{CC} - I_C R_C - I_C R_E$$

$$V_{CE} = V_{CC} - I (R_C + R_E) \quad \text{--- (VII)}$$

Clearly  $V_{CE}$  and  $I_C$  do not depend upon  $\beta$ . So operating point is independent of  $\beta$ . Due to this, if a transistor is damaged in a ckt, then it can be replaced by another transistor having diff.  $\beta$ .

